Table of Contents
Advertisement
4-6
Register: 0xFC02
Mode (MR)
Read/Write
7
6
AS_LVD
TGTM
0
0
AS_LVD
Arbitration/Selection LVD
This bit must be set to perform arbitration, selection, and
reselection, and must be cleared upon successful
completion of selection or reselection prior to asserting
the data bus for any information transfer phases. When
set, this bit causes the SCSI data bus to operate in open
drain mode, which is a requirement of LVD SCSI as
defined in the SPI-2 draft standard. Operation of this bit
does not effect SCSI SE mode.
TGTM
Target Mode
The Target Mode bit allows the SCSI core to operate as
either a SCSI bus initiator (bit reset to 0) or as a SCSI
bus target device (bit set to 1). In order for the signals
ATN/ and ACK/ to be asserted on the SCSI bus, the
Target Mode bit must be reset (0). In order for the signals
C_D/, I_O/, MSG/ and REQ/ to be asserted on the SCSI
bus, the Target Mode bit must be set (1).
EPC
Enable Parity Checking
The Enable Parity Checking bit determines whether parity
errors will be ignored or saved in the parity error latch. If
this bit is reset (0), parity will be ignored. Conversely, if
this bit is set (1), parity errors will be saved.
EPI
Enable Parity Interrupt
The Enable Parity Interrupt bit, when set to a 1, causes
an interrupt to occur if a parity error is detected. A parity
interrupt will only be generated if the Enable Parity
Checking bit (bit 5) is also enabled.
R
Reserved
This bit must be cleared to 0.
SCSI and DMA Registers
5
4
3
EPC
EPI
R
Defaults:
0
0
0
2
1
0
MB
DM
ARB
0
0
0
7
6
5
4
3
Advertisement
Table of Contents
