Download Print this page

Otg Receive Fifo Size Register (Otg_Grxfsiz) - ST STM32F413 Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F413:

Advertisement

USB on-the-go full-speed (OTG_FS)
Device mode:
31
30
29
Res.
Res.
Res.
Res.
15
14
13
DPID
r
r
r
Bits 31:25 Reserved, must be kept at reset value.
Bits 24:21 FRMNUM: Frame number
Bits 20:17 PKTSTS: Packet status
Bits 16:15 DPID: Data PID
Bits 14:4 BCNT: Byte count
Bits 3:0 EPNUM: Endpoint number
33.15.9

OTG Receive FIFO size register (OTG_GRXFSIZ)

Address offset: 0x024
Reset value: 0x0000 0200
The application can program the RAM size that must be allocated to the Rx FIFO.
31
30
29
Res.
Res.
Res.
Res.
15
14
13
rw
rw
rw
1142/1284
28
27
26
25
Res.
Res.
Res.
12
11
10
9
BCNT
r
r
r
r
This is the least significant 4 bits of the frame number in which the packet is received on the
USB. This field is supported only when isochronous OUT endpoints are supported.
Indicates the status of the received packet
0001: Global OUT NAK (triggers an interrupt)
0010: OUT data packet received
0011: OUT transfer completed (triggers an interrupt)
0100: SETUP transaction completed (triggers an interrupt)
0110: SETUP data packet received
Others: Reserved
Indicates the Data PID of the received OUT data packet
00: DATA0
10: DATA1
Indicates the byte count of the received data packet.
Indicates the endpoint number to which the current received packet belongs.
28
27
26
25
Res.
Res.
Res.
12
11
10
9
rw
rw
rw
rw
DocID029473 Rev 3
24
23
22
21
FRMNUM
r
r
r
r
8
7
6
5
r
r
r
r
24
23
22
21
Res.
Res.
Res.
Res.
8
7
6
5
RXFD
rw
rw
rw
rw
20
19
18
17
PKTSTS
r
r
r
r
4
3
2
1
EPNUM
r
r
r
r
20
19
18
17
Res.
Res.
Res.
Res.
4
3
2
1
rw
rw
rw
rw
RM0430
16
DPID
r
0
r
16
Res.
0
rw

Advertisement

loading
Need help?

Need help?

Do you have a question about the STM32F413 and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32f423