Motorola MC68030 User Manual page 25

Figure
Number
10-41
10-42
10-43
10-44
10-45
11-1
11-2
11-3
11-4
11-5
12-1
12-2
12-3
12-4
12-5
12-6
12-7
12-8
12-9
12-10
12-11
12-12
12-13
12-14
12-15
12-16
12-17
12-18
12-19
12-20
12-21
MOTOROLA
LIST OF ILLUSTRATIONS (Continued)
Title
Page
Number
MC68030 Pre-Instruction Stack Frame .................................. ..
Take Mid-Instruction Exception Primitive Format.. .................. .
MC68030 Mid-Instruction Stack Frame .................................. .
Take Post-Instruction Exception Primitive Format ................... .
MC68030 Post-Instruction Stack Frame .................................. .
Block Diagram - Eight Independent Resources ..................... .
Simultaneous Instruction Execution ..................................... ..
Derivation of Instruction Overlap Time .................................. .
Processor Activity - Even Alignment ................................... .
Processor Activity - Odd Alignment .................................... .
Signal Routing for Adapting the MC68030 to MC68020
Designs .......................................................................... .
32-Bit Data Bus Coprocessor Connection ............................... .
Chip-Select Generation PAL ................................................. .
PAL Equations .................................................................... .
Bus Cycle Timing Diagram ................................................... .
Example MC68030 Byte Select PAL System Configuration ...... .
MC68030 Byte Select PAL Equations ..................................... .
Access Time Computation Diagram ...................................... .
Example Two-Clock Read, Three-Clock Write Memory Bank .... .
Example PAL Equations for Two-Clock Memory Bank ............. .
Additional Memory Enable Circuits ....................................... .
Example Two-Clock Read and Write Memory Bank ................ .
Example PAL Equation for Two-Clock Read and Write Memory
Bank ............................................................................... .
Example 2-1-1-1 Burst Mode Memory Bank at 20 MHz, 256K
Bytes .............................................................................. .
Example 3-1-1-1 Pipelined Burst Mode Memory Bank at 20 MHz,
256K Bytes ...................................................................... .
Additional Memory Enable Circuit ....................................... ..
Example MC68030 Hardware Configuration with External
Physical Cache ................................................................ .
Example Early Termination Control Circuit ............................ .
Normal Instruction Boundaries ............................................. .
Trace or Interrupt Exception ................................................. .
Other Exceptions ............................................................... , ..
MC68030 USER'S MANUAL
10-57
10-58
10-59
10-60
10-60
11-3
11-7
11-8
11-9
11-10
12-2
12-6
12-8
12-8
12-9
12-12
12-13
12-15
12-19
12-20
12-21
12-22
12-23
12-25
12-28
12-29
12-33
12-34
12-37
12-38
12-38
xxiii