Error Notification And Handling; Table 4-3. Error Notification And Handling - Motorola MVME5100 Programmer's Reference Manual

Hawk Programming Details

Error Notification and Handling

4
Cause
Single-bit ECC
Double-bit ECC
MPC Bus Time Out
PCI Target Abort
PCI Master Abort
PERR# Detected
SERR# Detected
4-6
The Hawk ASIC can detect certain hardware errors and can be
programmed to report these errors via the MPIC interrupts or the Machine
Check Interrupt. The following table summarizes how the hardware errors
are handled by the MVME5100 series:

Table 4-3. Error Notification and Handling

Store: Write corrected data to memory
Load: Present corrected data to the MPC master
Generate interrupt via MPIC if so enabled
Store: Terminate the bus cycle normally without writing to SDRAM
Load: Present uncorrected data to the MPC master
Generate interrupt via MPIC if so enabled
Generate Machine Check Interrupt to the Processor(s) if so enabled
Store: Discard write data and terminate bus cycle normally
Load: Present undefined data to the MPC master
Generate interrupt via MPIC if so enabled
Generate Machine Check Interrupt to the Processor(s) if so enabled
Store: Discard write data and terminate bus cycle normally
Load: Return all 1s and terminate bus cycle normally
Generate interrupt via MPIC if so enabled
Generate Machine Check Interrupt to the Processor(s) if so enabled
Store: Discard write data and terminate bus cycle normally
Load: Return all 1s and terminate bus cycle normally
Generate interrupt via MPIC if so enabled
Generate Machine Check Interrupt to the Processor(s) if so enabled
Generate interrupt via MPIC if so enabled
Generate Machine Check Interrupt to the Processor(s) if so enabled
Generate interrupt via MPIC if so enabled
Generate Machine Check Interrupt to the Processor(s) if so enabled
Action
Computer Group Literature Center Web Site