Motorola MVME5100 Programmer's Reference Manual page 138

Hide thumbs Also See for MVME5100:
Table of Contents

Advertisement

Hawk PCI Host Bridge & Multi-Processor Interrupt Controller
2
2-76
When using the mixed priority scheme, the encoding of this field is shown
in the following table.
HIER
Priority ordering, highest to lowest
000
Group 1 -> Group 2 -> Group 3 -> Group 4
001
Group 4 -> Group 1 -> Group 2 -» Group 3
010
Group 3 -> Group 4 -> Group 1 -> Group 2
011
Group 2 -> Group 3 -> Group 4 -> Group 1
100
Reserved
101
Reserved
110
Reserved
111
Reserved
POL
Park on lock. If set, the PCI Arbiter will park the bus on
the master that successfully obtains a PCI bus lock. The
PCI Arbiter keeps the locking master parked and does not
allow any non-locked masters to obtain access of the PCI
bus until the locking master releases the lock. If this bit is
cleared, the PCI Arbiter does not distinguish between
locked and non-locked cycles.
ENA
Enable. This read only bit indicates the enabled state of
the PCI Arbiter. If set, the PCI Arbiter is enabled and is
acting as the system arbiter. If cleared, the PCI Arbiter is
disabled and external logic is implementing the system
arbiter. Please refer to the section titled
Configuration
set.
for more information on how this bit gets
Computer Group Literature Center Web Site
PHB Hardware

Advertisement

Table of Contents
loading

Table of Contents