Sdram Base Address Register (Blocks E/F/G/H) - Motorola MVME5100 Programmer's Reference Manual

ram e/f/g/h en ram e/f/g/h en enables accesses to the corresponding block of
ram e/f/g/h siz0-3 These control bits define the size of their corresponding block of

SDRAM Base Address Register (Blocks E/F/G/H)

Address
Bit
Name
RAM E BASE
Operation
READ/WRITE
Reset
0 PL
Writes to this register must be enveloped by a period of time in which no
accesses to SDRAM occur. The requirements of the envelope are that all
SDRAM accesses must have completed before the write starts and none
should begin until after the write is done. A simple way to do this is to
perform at least two read accesses to this or another register before and
after the write.
Additionally, sometime during the envelope, before or after the write, all
of the SDRAMs' open pages must be closed and the Hawk's open page
tracker reset. The way to do this is to allow enough time for at least one
SDRAM refresh to occur by waiting for the 32-Bit Counter to increment
at least 100 times. The wait period needs to happen during the envelope.
RAM E/F/G/H BASE These control bits define the base address for their block's
http://www.motorola.com/computer/literature
SDRAM when set, and disables them when cleared.
Note that ram a/b/c/d en are located at $FEF80010 (refer to the
section on SDRAM Enable and Size Register (Blocks A,B,C,D)
in a previous section). They operate the same for blocks A-D as
these bits do for blocks E-H.
SDRAM. Note that ram a/b/c/d siz0-3 are located at
$FEF80010. They operate identically for blocks A-D as these
bits do for blocks E-H. The table associated with the previous
section on blocks A,B,C,D shows how these bits relate to the
block configuration.
$FEF800C8
RAM F BASE
READ/WRITE
0 PL
SDRAM. RAM E/F/G/H BASE bits 0-7/8-15/16-23/24-31
correspond to PowerPC60x address bits 0 - 7. For larger SDRAM
sizes, the lower significant bits of RAM E/F/G/HBASE are
ignored. This means that the block's base address will always
appear at an even multiple of its size. Remember that bit 0 is
MSB.
Programming Model
RAM G BASE RAM H BASE
READ/WRITE READ/WRITE
0 PL
3
0 PL
3-67