Hawk Internal Error Interrupt Destination Register; Interprocessor Interrupt Dispatch Registers - Motorola MVME5100 Programmer's Reference Manual
Hide thumbs
Also See for MVME5100:
- Programmer's reference manual (270 pages) ,
- Manual (127 pages) ,
- Installation & use manual (107 pages)
Table of Contents
Advertisement
Hawk PCI Host Bridge & Multi-Processor Interrupt Controller
Hawk Internal Error Interrupt Destination Register
2
Offset
Bit
3
1
Name
Operation
Reset
Interprocessor Interrupt Dispatch Registers
Offset
Bit
3
1
Name
Operation
Reset
2-126
3
2
2
2
2
2
2
2
2
0
9
8
7
6
5
4
3
2
HAWK INTERNAL ERROR INTERRUPT DESTINATION
R
$00
This register indicates the possible destinations for the Hawk internal error
interrupt source. These interrupts operate in the Distributed interrupt
delivery mode.
P1
PROCESSOR 1. The interrupt is pointed to processor 1.
P0
PROCESSOR 0. The interrupt is pointed to processor 0.
Processor 0 $20040, $20050, $20060, $20070
Processor 1 $21040, $21050,$21060, $21070
3
2
2
2
2
2
2
2
2
0
9
8
7
6
5
4
3
2
R
$00
There are four Interprocessor Interrupt Dispatch Registers. Writing to an
IPI Dispatch Register with the P0 and/or P1 bit set causes an interprocessor
interrupt request to be sent to one or more processors. Note that each IPI
Dispatch Register has two addresses. These registers are considered to be
per processor registers and there is one address per processor. Reading
these registers returns zeros.
P1
PROCESSOR 1. The interrupt is directed to processor 1.
P0
PROCESSOR 0. The interrupt is directed to processor 0.
$10210
2
2
1
1
1
1
1
1
1
1
0
9
8
7
6
5
4
3
R
$00
$00
2
2
1
1
1
1
1
1
1
1
0
9
8
7
6
5
4
3
IPI DISPATCH
R
$00
$00
Computer Group Literature Center Web Site
1
1
1
2
1
0 9 8 7 6 5 4 3 2 1 0
R
R
$00
1
1
1
2
1
0 9 8 7 6 5 4 3 2 1 0
R
R
$00
Advertisement
Table of Contents
