Ppc Slave Offset/Attribute (0, 1 And 2) Registers - Motorola MVME5100 Programmer's Reference Manual

Hide thumbs Also See for MVME5100:
Table of Contents

Advertisement

PPC Slave Offset/Attribute (0, 1 and 2) Registers

Address
Bit
Name
Operation
Reset
The PPC Slave Offset Registers (XSOFF0, XSOFF1, and XSOFF2)
contains offset information associated with the mapping of PPC memory
space to PCI memory I/O space. The field within the XSOFFx registers is
defined as follows:
XSOFFx
The PPC Slave Attributes Registers (XSATT0, XSATT1, and XSATT2)
contain attribute information associated with the mapping of PPC memory
space to PCI memory I/O space. The bits within the XSATTx registers are
defined as follows:
REN
WEN
WPEN
http://www.motorola.com/computer/literature
XSOFF0/XSATT0 - $FEFF0044
XSOFF1/XSATT1 - $FEFF004C
XSOFF2/XSATT2 - $FEFF0054
XSOFFx
R/W
$0000
PPC Slave Offset. This register contains a 16-bit offset
that is added to the upper 16 bits of the PPC address to
determine the PCI address used for transfers from the PPC
bus to PCI. This offset allows PCI resources to reside at
addresses that would not normally be visible from the
PPC bus.
Read Enable. If set, the corresponding PPC Slave is
enabled for read transactions.
Write Enable. If set, the corresponding PPC Slave is
enabled for write transactions.
Write Post Enable. If set, write posting is enable for the
corresponding PPC Slave.
XSATTx
R
$00
Registers
2
2-89

Advertisement

Table of Contents
loading

Table of Contents