Sdram Enable And Size Register (Blocks A, B, C, D) - Motorola MVME5100 Programmer's Reference Manual

SDRAM Enable and Size Register (Blocks A, B, C, D)

Address
Bit
Name
Operation
Reset
Writes to this register must be enveloped by a period of time in which no
accesses to SDRAM occur. The requirements of the envelope are that all
SDRAM accesses must have completed before the write starts and none
should begin until after the write is done. A simple way to do this is to
perform at least two read accesses to this (or another register) before and
after the write.
Additionally, sometime during the envelope, before or after the write, all
of the SDRAMs' open pages must be closed and the Hawk's open page
tracker must be reset. The way to do this is to allow enough time for at least
one SDRAM refresh to occur by waiting for the 32-bit counter (see register
description further on in this chapter) to increment at least 100 times. The
wait period needs to happen during the envelope.
ram a/b/c/d en
ram a/b/c/d siz0-3 These control bits define the size of their corresponding
http://www.motorola.com/computer/literature
$FEF80010
ram a/b/c/d en enables 60x accesses to the corresponding
block of SDRAM when set, and disables them when
cleared.
Note that ram e/f/g/h en are located at $FEF800C0 (refer
to the section on SDRAM Enable and Size Register
(Blocks E, F, G, H) further on in this chapter for more
information.) They operate the same for blocks E-H as
these bits do for blocks A-D.
block of SDRAM. Table 3-10 shows the block
configuration assumed by the SMC for each value of ram
siz0-ram siz3. Note that ram e/f/g/h size0-3 are located
at $FEF800C0. They operate identically for blocks E-H as
these bits do for blocks A-D.
Programming Model
3-41
3