Hawk PCI Host Bridge & Multi-Processor Interrupt Controller
PPC Error Address Register
2
Address
Bit
0 1 2 3 4 5 6 7 8 9
Name
Operation
Reset
2-84
The Error Address Register (EADDR) captures addressing information on
the various errors that the PHB can detect. The register captures the PPC
address when the XBTO bit is set in the ESTAT register. The register
captures the PCI address when the PSMA or PRTA bits are set in the
ESTAT register. The register's contents are not defined when the XDPE,
PPER or PSER bits are set in the ESTAT register.
1
0
$FEFF0028
1
1
1
1
1
1
1
1
1
1
2
3
4
5
6
7
8
9
EAADR
R
$00000000
Computer Group Literature Center Web Site
2
2
2
2
2
2
2
2
2
0
1
2
3
4
5
6
7
8
2
3
3
9
0
1