Additional Capabilities And Restrictions - Omron CP1H CPU Operation Manual

Cp1h cpu unit
Hide thumbs Also See for CP1H CPU:
Table of Contents

Advertisement

High-speed Counters
5-2-8

Additional Capabilities and Restrictions

Restrictions on High-
speed Counter Inputs
Word
Setting
D10005 to
All
D10008
#0000
D10009
#FFFF
D10014
#FFFF
D10019
D10024
D10029
D10034
D10035 to
All
D10038
#0000
D10039
#FFFF
Creating the Ladder Program
Programming in Cyclic Task
Use CTBL(882) to start the comparison operation with high-speed counter 0
and interrupt task 10.
0.00 (Measurement start input)
A 531.00
0 .01
W0.00
A531.00
W 0.00
W0.01
Programming in Interrupt Task 10
Create the processing performed by interrupt task 10.
W0.01
A274.00 (in range)
A274.00 (in range)
• The Phase-Z signal + Software reset method cannot be used when the
high speed counters are operating in Differential Phase or Pulse + Direc-
tion Input Modes and the origin search function is enabled for the pulse
output (in the PLC Setup). The Phase-Z signal + Software reset method
can be used when the high speed counters are operating in Incrementing
or Up/Down Input Modes.
Function
Range 2 lower and upper limit values
(Not used and don't need to be set.)
Disables range 2.
~
Set the fifth word for ranges 3 to 7 (listed at left) to #FFFF to
disable those ranges.
~
Range 8 lower and upper limit values
(Not used and don't need to be set.)
Disables range 8.
@ CTBL(8 82)
Use high-speed counter 0.
#0000
Register a range comparison table and
#0001
start comparison operation.
D10000
First comparison table word
W0.00
W0.01
100.00 (Pass inspection: PL1 indicator)
100.01 (Fail inspection: PL2 indicator)
END(001)
Section 5-2
Range 2 settings
Range 8 settings
223

Advertisement

Table of Contents
loading

Table of Contents