Omron CP1H CPU Operation Manual page 488

Cp1h cpu unit
Hide thumbs Also See for CP1H CPU:
Table of Contents

Advertisement

DeviceNet I/O Link Units
Connecting the DeviceNet
I/O Link Unit
DeviceNet master
I/O memory
CIO 0
CIO 1 (m)
32 bits
CIO 2 (m+1)
CIO 3 (m+2)
CIO 100
CIO 101 (n)
32 bits
CIO 102 (n+1)
CIO 103 (n+2)
454
DeviceNet I/O Link Units are connected to the CP1H CPU Unit. Up to seven
Units can be connected, including any other Expansion Units and Expansion
I/O Units that are also connected. The Units can be connected in any order
from the CPU Unit.
CPU Unit
I/O Allocation
I/O words are allocated to the DeviceNet I/O Link Unit in the same way as to
Expansion I/O Units or other Expansion Units, i.e., the next available input
and output words are allocated. As shown below, when "m" is the last allo-
cated input word and "n" is the last allocated output word, the DeviceNet I/O
Link Unit is allocated "m+1" as its input word and "n+1" as its output word.
DeviceNet I/O Link Unit
Word m+1
Word m+2
32 inputs
32 outputs
Word n+1
Word n+2
In the following example, a CompoBus/S I/O Link Unit is connected as the first
Unit after the CP1H CPU Unit.
CP1H
CPU Unit
CIO 0
Input words
CIO 1
Output words
CIO 100
CIO 101
All of the words allocated to the DeviceNet I/O Link Unit are used to read and
write data between the CPU Unit of the DeviceNet I/O Link Unit and the CPU
Unit of the DeviceNet master, as shown in the following illustration.
15 14 13 12 11 10
9
8
Do not use.
15 14 13 12 11 10
9
8
DeviceNet I/O Link Unit
DeviceNet I/O
Link Unit
CIO 2
CIO 3
CIO 102
CIO 103
7
6
5 4
3
2
1
0
Input Bits
CIO 0.00 to CIO 0.11: 12 bits
CIO 1.00 to CIO 1.11: 12 bits
CIO 2.00 to CIO 2.15: 16 bits
CIO 3.00 to CIO 3.15: 16 bits
7
6
5 4
3
2
1
0
Output Bits
CIO 100.00 to CIO 100.11: 8 bits
CIO 101.00 to CIO 101.11: 8 bits
CIO 102.00 to CIO 102.15: 16 bits
CIO 103.00 to CIO 103.15: 16 bits
Section 7-7
CPU Unit
DeviceNet
I/O Link Unit
CPU Unit
DeviceNet
I/O Link Unit

Advertisement

Table of Contents
loading

Table of Contents