Omron CP1H CPU Operation Manual page 90

Cp1h cpu unit
Hide thumbs Also See for CP1H CPU:
Table of Contents

Advertisement

Specifications
High-speed Counter Inputs
56
Simultaneously ON Inputs-Ambient Temperature Characteristic
No. of simultaneously
Input voltage:
ON inputs
24 V DC
24
Input voltage:
26.4 V DC
16
47
Differential
phase mode
CIO 0.04,
A-phase pulse
CIO 0.06,
input
CIO 0.08,
CIO 0.10
CIO 0.05,
B-phase pulse
CIO 0.07,
input
CIO 0.09,
CIO 0.11
CIO 0.01,
Z-phase pulse input or hardware reset input (Can be used as ordinary
CIO 0.02,
inputs when high-speed counter is not being used.)
CIO 0.03,
CIO 1.00
Max. count
50 kHz (4×)
frequency
Input Bits for High-speed Counters
High-speed counter 0
High-speed counter 1
High-speed counter 2
High-speed counter 3
Input Bits Phase A: CIO 0.04, CIO 0.06, CIO 0.08, CIO 0.10
Phase B: CIO 0.05, CIO 0.07, CIO 0.09, CIO 0.11
Pulse plus direction input mode, Increment mode
Up/down input mode
10.0 µs min.
ON
OFF
2.5 µs
2.5 µs
min.
min.
Input bits: CIO 0.00 to CIO 0.03 and CIO 1.00 to CIO 1.03
ON
OFF
50 µs
50 µs
min.
min.
Ambient temperature (°C)
55
Pulse plus
Up/down input
direction input
mode
Pulse input
Increment pulse
input
Direction input
Decrement
pulse input
100 kHz
Phase A
Phase B
CIO 0.08
CIO 0.09
CIO 0.06
CIO 0.07
CIO 0.04
CIO 0.05
CIO 0.10
CIO 0.11
Differential phase mode
ON
90%
OFF
50%
10%
ON
OFF
90%
10%
Section 2-2
Increment
mode
mode
Increment pulse
input
Normal input
Phase Z
CIO 0.03
CIO 0.02
CIO 0.01
CIO 1.00
20.0 µs min.
90%
50%
10%
90%
50%
10%
T
T
T
T
1
2
3
4
: 2.5 µs min.
T
, T
, T
, T
1
2
3
4

Advertisement

Table of Contents
loading

Table of Contents