Omron CP1H CPU Operation Manual page 655

Cp1h cpu unit
Hide thumbs Also See for CP1H CPU:
Table of Contents

Advertisement

Auxiliary Area Allocations by Function
Name
High-speed Counter PV
Contains the PV of the high-speed counter.
High-speed
Range 1
These flags indicate whether the PV is within the
Counter Range
specified ranges when the high-speed counter is
Range 2
Comparison
being operated in range-comparison mode.
Condition Met
Range 3
OFF: PV not in range
Flags
ON: PV in range
Range 4
Range 5
Range 6
Range 7
Range 8
High-speed Counter Com-
This flag indicates whether a comparison operation
parison In-progress Flag
is being executed for the high-speed counter.
OFF: Stopped.
ON: Being executed.
High-speed Counter Over-
This flag indicates when an overflow or underflow
flow/Underflow Flag
has occurred in the high-speed counter PV. (Used
with the linear mode counting range only.)
OFF: Normal
ON: Overflow or underflow
High-speed Counter
This flag indicates whether the high-speed counter
Count Direction
is currently being incremented or decremented. The
counter PV for the current cycle is compared with
the PLC in last cycle to determine the direction.
OFF: Decrementing
ON: Incrementing
High-speed Counter
When the reset method is set to Phase-Z signal +
Reset Bit
Software reset, the corresponding high-speed
counter's PV will be reset if the phase-Z signal is
received while this bit is ON.
When the reset method is set to a software reset,
the corresponding high-speed counter's PV will be
reset in the cycle when this bit goes ON.
High-speed Counter Gate
When a counter's Gate Bit is ON, the counter's PV
Bit
will not be changed even if pulse inputs are received
for the counter.
When the bit is turned OFF again, counting will
restart and the high-speed counter's PV will be
updated.
When the reset method is set to Phase-Z signal +
Software reset, the Gate Bit is disabled while the
corresponding Reset Bit is ON.
Built-in Analog Inputs (XA CPU Units)
Name
Address
Built-in Analog Input
A434.00 to
Error Details
A434.03
Analog Initialization
A434.04
Completed Flag
Built-in Outputs
Pulse Outputs 0 to 3
Item
Pulse Output PV
Leftmost 4 digits
Rightmost 4 digits
Description
Description
ON when an error occurs in a built-in analog input.
A434.00: Analog Input 0 Open-circuit Error Flag
A434.01: Analog Input 1 Open-circuit Error Flag
A434.02: Analog Input 2 Open-circuit Error Flag
A434.03: Analog Input 3 Open-circuit Error Flag
ON while the built-in analog I/O is being initialized.
Pulse output
Pulse output
0
1
A277
A279
A276
A278
Read/Write
Read-only
• Cleared when power is turned ON.
• Cleared when operation starts.
• Updated each cycle during oversee-
ing process.
• Updated when PRV(881) instruction
is executed for the corresponding
counter.
Read-only
• Cleared when power is turned ON.
• Cleared when operation starts.
• Cleared when range comparison
table is registered.
• Updated each cycle during oversee-
ing process.
• Updated when PRV(881) instruction
is executed to read range compari-
son results.
Read-only
• Cleared when power is turned ON.
• Cleared when operation starts.
• Updated when comparison operation
starts or stops.
Read-only
• Cleared when power is turned ON.
• Cleared when operation starts.
• Cleared when the PV is changed.
• Updated when an overflow or under-
flow occurs.
Read-only
• Setting used for high-speed counter,
valid during counter operation.
Read/Write
• Cleared when power is turned ON.
Read/Write
• Cleared when power is turned ON.
Read/Write
Read-only
Read-only
Pulse output
Pulse output
2
3
A323
A325
A322
A324
Appendix C
Updated
Updated
When open-circuit is
detected
When initialization is
completed
621

Advertisement

Table of Contents
loading

Table of Contents