Compaq AlphaServer ES45 Service Manual page 183

Hide thumbs Also See for AlphaServer ES45:
Table of Contents

Advertisement

System Memory / IO Configuration Subpacket, Version 1
AAR_0
Sa0[8]
Asiz0[15:12]
Addr0[34:24]
AAR_1
Sa1[8]
Asiz1[15:12]
Addr1[34:24]
AAR_2
Sa2[8]
Asiz2[15:12]
Addr2[34:24]
AAR_3
Sa3[8]
Asiz3[15:12]
Addr3[34:24]
P0_SCTL
REV[7:0]
PID[8]
RPP[9]
ECCEN[10]
SWARB[12:11]
CRQMAX[19:16]
CDQMAX[23:20]
PTPMAX[27:24]
INUM[28]
NEWAMU[29]
PTPWAR[30]
P0_GPCTL
FBTB[0]
THDIS[1]
CHAINDIS[2]
TGTLAT[4:3]
Win_HOLE[5]
MnStr_WIN_Enable[6]
ARBENA[7]
x0000 0000 0000 6005 Memory Array 0
x0
x6
x0
x0000 0000 2000 6005 Memory Array 1
x0
x6
x20
x0000 0000 4000 6005 Memory Array 2
x0
x6
x40
x0000 0000 6000 6005 Memory Array 3
x0
x6
x60
x7265 5361 6870 6C41 Pchip0 System Control
x41
x0
x0
x1
x1
x0
x7
x8
x0
x1
x1
x3534 5345 2072 6576 Pchip 0 Gport Control
x0
x1
x1
x2
x1
x1
x0
Configuration Register
Non - Split Array
512 Mb
Array0 Base Address [34:24]
Bits
Configuration Register
Non - Split Array
512 Mb
Array1 Base Address [34:24]
Bits
Configuration Register
Non - Split Array
512 Mb
Array2 Base Address [34:24]
Bits
Configuration Register
Non - Split Array
512 Mb
Array3 Base Address [34:24]
Bits
Register
Pchip ID Value
DMA ECC Enabled
GPCI/APCI (RR) > AGPX
256K Max Downstream PTP/PIO
Writes to bypass PIO Read
GPCI Enabled to Perform PTE
Fetch Xactions
PTP Writes Enabled During
Pending Reads
Register
TLB Anti-Thrash Disabled
PIO Write Chaining Disabled
Target Latency Timer = 32
PCI Clocks
512K - 1Mb Win-Hole ENabled
Monster Window Enabled
Error Logs
5-13

Advertisement

Table of Contents
loading

Table of Contents