Xilinx Virtex-6 FPGA User Manual page 71

X-Ref Target - Figure 1-34
www.BDTIC.com/XILINX
Virtex-6 FPGA GTX Transceivers User Guide
UG366 (v2.5) January 17, 2011
MGTRXP3_101
MGTRXN3_101
MGTTXP3_101
MGTTXN3_101
MGTRXP2_101
MGTRXN2_101
MGTTXP2_101
MGTTXN2_101
MGTREFCLK1P_101
MGTREFCLK1N_101
MGTREFCLK0P_101
MGTREFCLK0N_101
MGTRXP1_101
MGTRXN1_101
MGTTXP1_101
MGTTXN1_101
MGTRXP0_101
MGTRXN0_101
MGTTXP0_101
MGTTXN0_101
Figure 1-34: Placement Diagram for the FF1154 Package (11 of 12)
www.xilinx.com
Left Edge of the Die
AB30
AB29
HX250T:GTXE1_X0Y7
HX380T:GTXE1_X0Y7
AF34
AF33
AC32
AC31
HX250T:GTXE1_X0Y6
HX380T:GTXE1_X0Y6
AH34
AH33
AC27
AC28
AE27
AE28
AD30
AD29
HX250T:GTXE1_X0Y5
HX380T:GTXE1_X0Y5
AJ32
AJ31
AE32
AE31
HX250T:GTXE1_X0Y4
HX380T:GTXE1_X0Y4
AK34
AK33
Implementation
QUAD_101
UG366_c1_34_111110
71