Xilinx Virtex-6 FPGA User Manual page 24

Gtx transceivers
Hide thumbs Also See for Virtex-6 FPGA:
Table of Contents

Advertisement

Chapter 1: Transceiver and Tool Overview
Table 1-1: Port and Attribute Summary (Cont'd)
PLL
Power Down
www.BDTIC.com/XILINX
24
Port/Attribute
Ports:
PLLTXRESET
PLLRXRESET
TXPLLLKDET
RXPLLLKDET
TXPLLLKDETEN
RXPLLLKDETEN
TXPLLPOWERDOWN
RXPLLPOWERDOWN
Attributes:
PMA_CFG
TX_CLK_SOURCE
TX_TDCC_CFG
TXPLL_COM_CFG
RXPLL_COM_CFG
TXPLL_CP_CFG
RXPLL_CP_CFG
TXPLL_DIVSEL_FB
RXPLL_DIVSEL_FB
TXPLL_DIVSEL_OUT
RXPLL_DIVSEL_OUT
TXPLL_DIVSEL_REF
RXPLL_DIVSEL_REF
TXPLL_DIVSEL45_FB
RXPLL_DIVSEL45_FB
TXPLL_LKDET_CFG
RXPLL_LKDET_CFG
TXPLL_SATA
RX_CLK25_DIVIDER
TX_CLK25_DIVIDER
Ports:
RXPLLPOWERDOWN
RXPOWERDOWN[1:0]
TXPDOWNASYNCH
TXPLLPOWERDOWN
TXPOWERDOWN[1:0]
www.xilinx.com
Section, Page
page 115
page 115
page 115
page 115
page 115
page 115
page 115
page 115
page 115
page 115
page 116
page 116
page 116
page 116
page 116
page 116
page 116
page 116
page 116
page 116
page 116
page 116
page 116
page 116
page 116
page 116
page 117
page 117
page 120
page 120
page 120
page 120
page 120
Virtex-6 FPGA GTX Transceivers User Guide
UG366 (v2.5) January 17, 2011

Advertisement

Table of Contents
loading

Table of Contents