Xilinx Virtex-6 FPGA User Manual page 35

Table 1-1: Port and Attribute Summary (Cont'd)
RX Gearbox
RX Initialization
www.BDTIC.com/XILINX
Virtex-6 FPGA GTX Transceivers User Guide
UG366 (v2.5) January 17, 2011
Port/Attribute
Ports:
• RXCHANBONDSEQ
• RXCHANISALIGNED
• RXCHANREALIGN
• RXCHBONDI[3:0]
• RXCHBONDO[3:0]
• RXCHBONDLEVEL[2:0]
• RXCHBONDMASTER
• RXCHBONDSLAVE
• RXENCHANSYNC
Attributes:
• CHAN_BOND_1_MAX_SKEW
• CHAN_BOND_2_MAX_SKEW
• CHAN_BOND_KEEP_ALIGN
• CHAN_BOND_SEQ_1_1
• CHAN_BOND_SEQ_1_2
• CHAN_BOND_SEQ_1_3
• CHAN_BOND_SEQ_1_4
• CHAN_BOND_SEQ_1_ENABLE
• CHAN_BOND_SEQ_2_1
• CHAN_BOND_SEQ_2_2
• CHAN_BOND_SEQ_2_3
• CHAN_BOND_SEQ_2_4
• CHAN_BOND_SEQ_2_ENABLE
• CHAN_BOND_SEQ_2_CFG
• CHAN_BOND_SEQ_2_USE
• CHAN_BOND_SEQ_LEN
• PCI_EXPRESS_MODE
• RX_DATA_WIDTH
Ports:
• RXDATAVALID
• RXGEARBOXSLIP
• RXHEADER[2:0]
• RXHEADERVALID
• RXSTARTOFSEQ
Attributes:
• GEARBOX_ENDEC
• RXGEARBOX_USE
www.xilinx.com
Port and Attribute Summary
Section, Page
page 247
page 247
page 248
page 248
page 248
page 248
page 248
page 248
page 248
page 249
page 249
page 249
page 249
page 249
page 249
page 249
page 249
page 249
page 249
page 249
page 249
page 249
page 249
page 249
page 250
page 250
page 250
page 256
page 256
page 256
page 256
page 256
page 256
page 256
35