Xilinx Virtex-6 FPGA User Manual page 265

Gtx transceivers
Hide thumbs Also See for Virtex-6 FPGA:
Table of Contents

Advertisement

Table 4-54: Available Receiver Resets and the Components Reset by Them
Table 4-55
www.BDTIC.com/XILINX
Virtex-6 FPGA GTX Transceivers User Guide
UG366 (v2.5) January 17, 2011
Component
FPGA RX
Interface
RX Gearbox
RX Status
Control
RX Elastic
Buffer
8B/10B
Decoder
RX PCS
Comma Detect
and Align
RX LOS State
Machine
RX Polarity
PRBS Checker
5X
Oversampler
RX Delay
Aligner
RX Analog
Front End
RX OOB
RX Equalizer
RX PMA
RX PLL
RX CDR
SIPO
Loopback
Loopback
Paths
lists the recommended resets for various situations.
www.xilinx.com
Configuration
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
RX Initialization
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
265

Advertisement

Table of Contents
loading

Table of Contents