Xilinx Virtex-6 FPGA User Manual page 32

Gtx transceivers
Hide thumbs Also See for Virtex-6 FPGA:
Table of Contents

Advertisement

Chapter 1: Transceiver and Tool Overview
Table 1-1: Port and Attribute Summary (Cont'd)
RX Pattern Checker
RX Byte and Word Alignment
RX Loss-of-Sync State Machine
RX 8B/10B Decoder
www.BDTIC.com/XILINX
32
Port/Attribute
Ports:
PRBSCNTRESET
RXENPRBSTST[2:0]
RXPRBSERR
Attributes:
RXPRBSERR_LOOPBACK
Status Registers (Read Only):
RX_PRBS_ERR_CNT
Ports:
RXBYTEISALIGNED
RXBYTEREALIGN
RXCOMMADET
RXCOMMADETUSE
RXENMCOMMAALIGN
RXENPCOMMAALIGN
RXSLIDE
Attributes:
ALIGN_COMMA_WORD
COMMA_10B_ENABLE
COMMA_DOUBLE
MCOMMA_10B_VALUE
MCOMMA_DETECT
PCOMMA_10B_VALUE
PCOMMA_DETECT
SHOW_REALIGN_COMMA
RX_SLIDE_MODE
RX_SLIDE_AUTO_WAIT
Ports:
RXLOSSOFSYNC
Attributes:
RX_LOS_INVALID_INCR
RX_LOS_THRESHOLD
RX_LOSS_OF_SYNC_FSM
www.xilinx.com
Section, Page
page 216
page 216
page 216
page 216
page 216
page 222
page 222
page 222
page 222
page 222
page 222
page 223
page 223
page 223
page 224
page 224
page 224
page 224
page 224
page 224
page 225
page 225
page 227
page 227
page 227
page 227
Virtex-6 FPGA GTX Transceivers User Guide
UG366 (v2.5) January 17, 2011

Advertisement

Table of Contents
loading

Table of Contents