Xilinx Virtex-6 FPGA User Manual page 54

Gtx transceivers
Hide thumbs Also See for Virtex-6 FPGA:
Table of Contents

Advertisement

Chapter 1: Transceiver and Tool Overview
X-Ref Target - Figure 1-17
www.BDTIC.com/XILINX
54
LX240T: GTXE1_X0Y19
LX365T: GTXE1_X0Y19
LX550T: GTXE1_X0Y27
SX315T: GTXE1_X0Y19
SX475T: GTXE1_X0Y27
LX240T: GTXE1_X0Y18
LX365T: GTXE1_X0Y18
LX550T: GTXE1_X0Y26
SX315T: GTXE1_X0Y18
SX475T: GTXE1_X0Y26
QUAD_116
LX240T: GTXE1_X0Y17
LX365T: GTXE1_X0Y17
LX550T: GTXE1_X0Y25
SX315T: GTXE1_X0Y17
SX475T: GTXE1_X0Y25
LX240T: GTXE1_X0Y16
LX365T: GTXE1_X0Y16
LX550T: GTXE1_X0Y24
SX315T: GTXE1_X0Y16
SX475T: GTXE1_X0Y24
Figure 1-17: Placement Diagram for the FF1759 Package (3 of 9)
www.xilinx.com
MGTRXP3_116
J5
MGTRXN3_116
J6
MGTTXP3_116
K3
MGTTXN3_116
K4
MGTRXP2_116
L5
MGTRXN2_116
L6
MGTTXP2_116
L1
MGTTXN2_116
L2
K8
MGTREFCLK1P_116
K7
MGTREFCLK1N_116
MGTREFCLK0P_116
M8
MGTREFCLK0N_116
M7
N5
MGTRXP1_116
N6
MGTRXN1_116
M3
MGTTXP1_116
M4
MGTTXN1_116
P7
MGTRXP0_116
P8
MGTRXN0_116
N1
MGTTXP0_116
N2
MGTTXN0_116
Virtex-6 FPGA GTX Transceivers User Guide
UG366 (v2.5) January 17, 2011
UG366_c1_17_051509

Advertisement

Table of Contents
loading

Table of Contents