Xilinx Virtex-6 FPGA User Manual page 253

As long as timing constraints are met, the following items apply:
•
•
Figure 4-41
only one of many ways to channel bond 16 GTX transceivers. In this example, transceivers
of the X0 column are channel bonded together.
X-Ref Target - Figure 4-41
RXCHBONDI RXCHBONDI
GTX Transceiver GTX Transceiver
GTXE1_X0Y6 GTXE1_X0Y7
RXCHBONDO RXCHBONDO
RXCHBONDI
GTX Transceiver
GTXE1_X0Y4
RXCHBONDO
RXCHBONDI RXCHBONDI
GTX Transceiver GTX Transceiver
GTXE1_X0Y2 GTXE1_X0Y3
RXCHBONDO RXCHBONDO
RXCHBONDI
RXCHBONDI
GTX Transceiver
GTX Transceiver
GTXE1_X0Y0
GTXE1_X0Y1
RXCHBONDO
RXCHBONDO
Figure 4-41: Channel Bonding Example Using 16 GTX Transceivers
www.BDTIC.com/XILINX
Virtex-6 FPGA GTX Transceivers User Guide
UG366 (v2.5) January 17, 2011
There is no limit to the number of GTX transceivers that can be on a particular
RXCHANBONDLEVEL[2:0].
GTX transceivers can be on the same RXCHANBONDLEVEL[2:0].
shows an example for channel bonding 16 GTX transceivers. This example is
RXCHBONDI
GTX Transceiver
GTXE1_X0Y8
RXCHBONDO
RXCHANBONDSLAVE = 1
RXCHANBONDLEVEL[2:0] = 3
RXCHBONDI
GTX Transceiver
RXCHANBONDSLAVE = 1
GTXE1_X0Y5
RXCHANBONDLEVEL[2:0] = 2
RXCHBONDO
RXCHANBONDSLAVE = 1
RXCHANBONDLEVEL[2:0] = 1
RXCHANBONDSLAVE = 1
RXCHANBONDLEVEL[2:0] = 0
www.xilinx.com
RXCHANBONDMASTER = 1
RXCHANBONDLEVEL[2:0] = 4
RXCHBONDI RXCHBONDI
GTX Transceiver GTX Transceiver
GTXE1_X0Y9
GTXE1_X0Y10
RXCHBONDO RXCHBONDO
RXCHBONDI
GTX Transceiver
GTXE1_X0Y12
RXCHBONDO
RXCHBONDI
GTX Transceiver
GTXE1_X0Y14
RXCHBONDO
RX Channel Bonding
RXCHBONDI
GTX Transceiver
GTXE1_X0Y11
RXCHBONDO
RXCHBONDI
GTX Transceiver
GTXE1_X0Y13
RXCHBONDO
RXCHBONDI
GTX Transceiver
GTXE1_X0Y15
RXCHBONDO
UG366_c4_38_051509
253