Xilinx Virtex-6 FPGA User Manual page 58

Gtx transceivers
Hide thumbs Also See for Virtex-6 FPGA:
Table of Contents

Advertisement

Chapter 1: Transceiver and Tool Overview
X-Ref Target - Figure 1-21
www.BDTIC.com/XILINX
58
LX240T: GTXE1_X0Y3
LX365T: GTXE1_X0Y3
LX550T: GTXE1_X0Y11
SX315T: GTXE1_X0Y3
SX475T: GTXE1_X0Y11
LX240T: GTXE1_X0Y2
LX365T: GTXE1_X0Y2
LX550T: GTXE1_X0Y10
SX315T: GTXE1_X0Y2
SX475T: GTXE1_X0Y10
QUAD_112
LX240T: GTXE1_X0Y1
LX365T: GTXE1_X0Y1
LX550T: GTXE1_X0Y9
SX315T: GTXE1_X0Y1
SX475T: GTXE1_X0Y9
LX240T: GTXE1_X0Y0
LX365T: GTXE1_X0Y0
LX550T: GTXE1_X0Y8
SX315T: GTXE1_X0Y0
SX475T: GTXE1_X0Y8
Figure 1-21: Placement Diagram for the FF1759 Package (7 of 9)
www.xilinx.com
AJ5
MGTRXP3_112
AJ6
MGTRXN3_112
AL1
MGTTXP3_112
MGTTXN3_112
AL2
AL5
MGTRXP2_112
AL6
MGTRXN2_112
MGTTXP2_112
AM3
MGTTXN2_112
AM4
AH8
MGTREFCLK1P_112
AH7
MGTREFCLK1N_112
MGTREFCLK0P_112
AK8
AK7
MGTREFCLK0N_112
AM7
MGTRXP1_112
AM8
MGTRXN1_112
AN1
MGTTXP1_112
AN2
MGTTXN1_112
AN5
MGTRXP0_112
AN6
MGTRXN0_112
AP3
MGTTXP0_112
AP4
MGTTXN0_112
Virtex-6 FPGA GTX Transceivers User Guide
UG366 (v2.5) January 17, 2011
UG366_c1_21_051509

Advertisement

Table of Contents
loading

Table of Contents