Xilinx Virtex-6 FPGA User Manual page 56

Gtx transceivers
Hide thumbs Also See for Virtex-6 FPGA:
Table of Contents

Advertisement

Chapter 1: Transceiver and Tool Overview
X-Ref Target - Figure 1-19
www.BDTIC.com/XILINX
56
LX240T: GTXE1_X0Y11
LX365T: GTXE1_X0Y11
LX550T: GTXE1_X0Y19
SX315T: GTXE1_X0Y11
SX475T: GTXE1_X0Y19
LX240T: GTXE1_X0Y10
LX365T: GTXE1_X0Y10
LX550T: GTXE1_X0Y18
SX315T: GTXE1_X0Y10
SX475T: GTXE1_X0Y18
QUAD_114
LX240T: GTXE1_X0Y9
LX365T: GTXE1_X0Y9
LX550T: GTXE1_X0Y17
SX315T: GTXE1_X0Y9
SX475T: GTXE1_X0Y17
LX240T: GTXE1_X0Y8
LX365T: GTXE1_X0Y8
LX550T: GTXE1_X0Y16
SX315T: GTXE1_X0Y8
SX475T: GTXE1_X0Y16
Figure 1-19: Placement Diagram for the FF1759 Package (5 of 9)
www.xilinx.com
Y3
MGTRXP3_114
Y4
MGTRXN3_114
MGTTXP3_114
W1
MGTTXN3_114
W2
AA5
MGTRXP2_114
MGTRXN2_114
AA6
MGTTXP2_114
AA1
MGTTXN2_114
AA2
Y8
MGTREFCLK1P_114
Y7
MGTREFCLK1N_114
MGTREFCLK0P_114
AB8
MGTREFCLK0N_114
AB7
AB3
MGTRXP1_114
AB4
MGTRXN1_114
AC1
MGTTXP1_114
AC2
MGTTXN1_114
AC5
MGTRXP0_114
AC6
MGTRXN0_114
AE1
MGTTXP0_114
AE2
MGTTXN0_114
Virtex-6 FPGA GTX Transceivers User Guide
UG366 (v2.5) January 17, 2011
UG366_c1_19_051509

Advertisement

Table of Contents
loading

Table of Contents