Xilinx Virtex-6 FPGA User Manual page 29

Gtx transceivers
Hide thumbs Also See for Virtex-6 FPGA:
Table of Contents

Advertisement

Table 1-1: Port and Attribute Summary (Cont'd)
TX Receiver Detect Support for PCI Express Designs
TX OOB
RX AFE
RX OOB
www.BDTIC.com/XILINX
Virtex-6 FPGA GTX Transceivers User Guide
UG366 (v2.5) January 17, 2011
Port/Attribute
Ports:
PHYSTATUS
RXPOWERDOWN[1:0]
TXPOWERDOWN[1:0]
RXSTATUS[2:0]
TXDETECTRX
Ports:
COMFINISH
TXCOMINIT
TXCOMSAS
TXCOMWAKE
TXELECIDLE
TXPOWERDOWN[1:0]
Attributes:
COM_BURST_VAL
TXPLL_SATA
Ports:
RXN
RXP
Attributes:
AC_CAP_DIS
CM_TRIM[1:0]
RCV_TERM_GND
RCV_TERM_VTTRX
TERMINATION_CTRL[4:0]
TERMINATION_OVRD
Ports:
COMINITDET
COMSASDET
COMWAKEDET
GATERXELECIDLE
IGNORESIGDET
RXELECIDLE
RXSTATUS[2:0]
RXVALID
www.xilinx.com
Port and Attribute Summary
Section, Page
page 179
page 180
page 180
page 180
page 180
page 181
page 181
page 181
page 181
page 181
page 181
page 181
page 181
page 185
page 185
page 185
page 185
page 185
page 185
page 186
page 186
page 192
page 192
page 192
page 192
page 192
page 192
page 193
page 193
29

Advertisement

Table of Contents
loading

Table of Contents