Table of Contents
Advertisement
Register Name:
Register Mnemonic:
Register Function:
15
T
T
T
C
C
C
1
1
1
5
4
3
Bit
Mnemonic
TC15:0
Timer
Compare
Value
Figure 9-8. Timer Maxcount Compare Registers
9.2.1
Initialization Sequence
When initializing the Timer/Counter Unit, the following sequence is suggested:
1.
If timer interrupts will be used, program interrupt vectors into the Interrupt Vector Table.
2.
Clear the Timer Count register. This must be done before the timer is enabled because
the count register is undefined at reset. Clearing the count register ensures that counting
begins at zero.
3.
Write the desired maximum count value to the Timer Maxcount Compare register. For
dual maximum count mode, write a value to both Maxcount Compare A and B.
4.
Program the Timer Control register to enable the timer. When using Timer 2 to prescale
another timer, enable Timer 2 last. If Timer 2 is enabled first, it will be at an unknown
point in its timing cycle when the timer to be prescaled is enabled. This results in an
unpredictable duration of the first timing cycle for the prescaled timer.
Timer Maxcount Compare Register
T0CMPA, T0CMPB, T1CMPA, T1CMPB, T2CMPA
Contains timer maximum count value.
T
T
T
T
T
C
C
C
C
C
1
1
1
9
8
2
1
0
Reset
Bit Name
State
XXXXH
T
T
T
T
C
C
C
C
C
7
6
5
4
Function
Contains the maximum value a timer will count
to before resetting its Count register to zero.
TIMER/COUNTER UNIT
0
T
T
T
T
C
C
C
3
2
1
0
A1300-0A
9-11
Advertisement
Table of Contents
