Intel 80C188EC User Manual page 474

Hide thumbs Also See for 80C188EC:
Table of Contents

Advertisement

Name
SHR
Shift Logical Right:
SHR dest, src
Shifts the bits in the destination
operand (byte or word) to the right by
the number of bits specified in the
count operand. Zeros are shifted in on
the left. If the sign bit retains its original
value, then OF is cleared.
Instruction Operands:
SHR reg, n
SHR mem, n
SHR reg, CL
SHR mem, CL
STC
Set Carry Flag:
STC
Sets CF to 1.
Instruction Operands:
none
STD
Set Direction Flag:
STD
Sets DF to 1 causing the string instruc-
tions to auto-decrement the SI and/or
DI index registers.
Instruction Operands:
none
NOTE: The three symbols used in the Flags Affected column are defined as follows:
– the contents of the flag remain unchanged after the instruction is executed
? the contents of the flag is undefined after the instruction is executed
ü
the flag is updated after the instruction is executed
Table C-4. Instruction Set (Continued)
Description
INSTRUCTION SET DESCRIPTIONS
Operation
(temp) ← count
do while (temp) ≠ 0
(CF) ← low-order bit of (dest)
(dest) ← (dest) / 2
(temp) ← (temp) – 1
if
count = 1
then
if
high-order bit of (dest) ≠
next-to-high-order bit of (dest)
then
(OF) ← 1
else
(OF) ← 0
else
(OF) undefined
(CF) ← 1
(DF) ← 1
Flags
Affected
AF ?
ü
CF
DF –
IF –
ü
OF
ü
PF
ü
SF
TF –
ü
ZF
AF –
ü
CF
DF –
IF –
OF –
PF –
SF –
TF –
ZF –
AF –
CF –
ü
DF
IF –
OF –
PF –
SF –
TF –
ZF –
C-43

Advertisement

Table of Contents
loading

This manual is also suitable for:

80c186ec

Table of Contents