Table of Contents
Advertisement
MATH COPROCESSING
External
Oscillator
AD15:0
ALE
CLKOUT
80C186
Modular
Core
RESOUT
WR
RD
BUSY
ERROR
PEREQ
NCS
CS
DEN
DT/R
Figure 14-3. 80C187 Configuration with a Partially Buffered Bus
14-12
Latch
A15:0
A1
A2
EN
CKM
CLK
80C187
RESET
NPWR
NPRD
BUSY
ERROR
PEREQ
NPS1
NPS2
D15:0
Buffer
D15:8
1
T OE
2
Buffer
D7:0
OE
T
A1255-01
Advertisement
Table of Contents
