Once Pab Fifo - Motorola DSP56000 Manual

24-bit digital signal processor
Hide thumbs Also See for DSP56000:
Table of Contents

Advertisement

PROGRAM ADDRESS BUS HISTORY BUFFER
addresses of the last five instructions that were executed.
10.8.1 PAB Register for Fetch (OPABFR)
The OPABFR is a 16-bit register that stores the address of the last instruction that was
fetched before the debug mode was entered. The OPABFR can only be read through the
OnCE serial interface. This register is not affected by the operations performed during the
debug mode.
10.8.2 PAB Register for Decode (OPABDR)
The OPABDR is a 16-bit register that stores the address of the instruction currently in the
instruction latch. This is the instruction that would have been decoded if the chip would
not have entered the debug mode. OPABDR can only be read through the serial interface.
MOTOROLA
PAB
FETCH ADDRESS (OPABFR)
DECODE ADDRESS (OPABDR)
PAB FIFO REGISTER 0
PAB FIFO REGISTER 1
PAB FIFO REGISTER 2
PAB FIFO REGISTER 3
PAB FIFO REGISTER 4
PAB FIFO SHIFT REGISTER
Figure 10-9 OnCE PAB FIFO
ON-CHIP EMULATION (OnCE)
CIRCULAR
BUFFER
POINTER
DSCK
DSO
10 - 19

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dsp56k

Table of Contents