Realtek Ameba-D RTL872 D Series User Manual page 471

12 VLOWLMT_INT_S R/WC
11 RSVD N/A
10 VCCAP_INT_S R/WC
9 PCE_INT_S R/WC
8 IDX_INT_S R/WC
7 RUF_INT_S R/WC
6 ROF_INT_S R/WC
5 PC_INT_S R/WC
4 DR_INT_S R/WC
3 IL_INT_S R/WC
2 UF_INT_S R/WC
1 OF_INT_S R/WC
0 CT_INT_S R/WC
User Manual

0: No interrupt
0

1: Interrupt pending

Reserved
--

0: No interrupt
0

1: Interrupt pending
0 Position counter error interrupt status

0: No interrupt

1: Interrupt pending
This bit is valid only when the index pulse detection is enabled (depending on IDX_EN)
Write 1 to this bit clears this interrupt status.
0 Index pulse signal interrupt status

0: No interrupt

1: Interrupt pending
This bit is valid only when the index pulse detection is enabled (depending on IDX_EN)
Writing 1 to this bit clears this interrupt status.
0 Rotation counter underflow interrupt status

0: No interrupt

1: Interrupt pending
Writing 1 to this bit clears this interrupt status.
0 Rotation counter overflow interrupt status

0: No interrupt

1: Interrupt pending
Writing 1 to this bit clears this interrupt status.
0 Position counter comparing interrupt status

0: No interrupt

1: Interrupt is pending
Writing 1 to this bit clears this interrupt status.
0 Direction changed interrupt status

0: No interrupt

1: Interrupt pending
Writing 1 to this bit clears this interrupt status.
0 Illegal state interrupt status

0: No interrupt

1: Interrupt pending
Writing 1 to this bit clears this interrupt status.
0 Position counter underflow interrupt status

0: No interrupt

1: Interrupt pending
Writing 1 to this bit clears this interrupt status.
0 Position counter overflow interrupt status

0: No interrupt

1: Interrupt pending
Writing 1 to this bit clears this interrupt status.
0 Position counter changed interrupt status

0: No interrupt

1: Interrupt pending
Writing 1 to this bit clears this interrupt status.
All information provided in this document is subject to legal disclaimers.
471
Quadrature Decoder (Q-Decoder)
© REALTEK 2019. All rights reserved.