Realtek Ameba-D RTL872 D Series User Manual page 440

15:12 RSVD
11:0 IMAGEWIDTH
Note: In MCU and LED I/F mode, the image size must be not less than 32. (IMAGEHEIGHT x IMAGEWIDTH >= 32)
20.3.1.3 LCDC_UNDFLW_CFG

Name: LCDC underflow configuration register

Size: 32 bits

Address offset: 0x0008

Read/write access: read/write
This register defines the underflow color in the format of RGB output. The underflow color is used when DMA FIFO under flow happens. The
reset value of 0x00000000 defines a transparent black color.
Note: If a fake pixel value has been send out during underflow, the true pixel data drops. There is an underflow pixel counter to realize this.
31 30 29
RSVD
15 14 13
Bit Name
31:26 RSVD
25 DMAUNMODE
24:16 RSVD
15:0 ERROUTDATA
20.3.1.4 LCDC_DMA_MODE_CFG

Name: LCDC DMA mode configuration register

Size: 32 bits

Address offset: 0x000C

Read/write access: read/write
This register is used to configure DMA mode parameters.
31 30
7 6
RSVD
Bit Name
31:8 DMAINTV
7:5 RSVD
User Manual
N/A 0
R/W 0xF0
28 27 26
DMAUNMODE
12 11 10
Access Reset Description
N/A 0 Reserved

R/W 0

N/A 0 Reserved
R/W 0 Output data when DMA FIFO underflow occurred. (directly mapping to output
D[15:0])
Note: When DMA under flow happens in LED I/F mode, the least bit of this field is
used as the error data.
29
5 4
Access Reset Description
RO 0 The interval cycle count between two DMA requests. (for debug)
Unit: bus clock cycle.
N/A 0 Reserved
All information provided in this document is subject to legal disclaimers.
Reserved
The width of image (X-channel based)

For LCD, it means pixel number per line.

For LED, it means LED dot number per line.

For LED mode, the width must be the multiple of 8.
25 24 23 22
R/W
9 8 7 6
ERROUTDATA
R/W
0: Output last data
1: Output ERROUTDATA
...
DMAINTV
RO
3
RDOTST
R/W
440
Ameba-D User Manual
21 20 19 18
RSVD
5 4 3 2
10 9
2 1
TRIGER_ONETIME DMA_TRIGER_MODE
R/W/AC
© REALTEK 2019. All rights reserved.
17 16
1 0
8
0
R/W