Realtek Ameba-D RTL872 D Series User Manual page 24

Ameba-D User Manual
In Ameba-D, the main system consists of 32-bit multilayer AXI bus matrix that interconnects all masters and slaves. The bus matrix provides
access from a master to a slave, enables concurrent access and efficient operation even when several high-speed peripherals work
simultaneously.
A multilayer AXI bus matrix connects the CPU buses and other bus masters to peripherals in a flexible manner, which can optimize performance
because it allows peripherals on different slave ports of the bus matrix to be accessed simultaneously by different bus masters.
APB peripherals are connected to the AXI bus matrix via APB buses using separated slave ports from the multilayer AXI bus matrix. This allows
for better performance by reducing collisions between the CPU and the DMA controller, and also for peripherals on the asynchronous bridge to
have a fixed clock that doesn't track the system clock.
User Manual All information provided in this document is subject to legal disclaimers. © REALTEK 2019. All rights reserved.
24