Fpga Internal Power Budget; Power Measurements On The Ml461 - Xilinx Virtex-4 ML461 User Manual

Memory interfaces
Table of Contents

Advertisement

Chapter 4: Electrical Requirements

FPGA Internal Power Budget

Table 4-4
FPGAs on the Virtex-4 ML461 Development Board. This estimate derives the FPGA
utilization information from the respective map report of a fully configured reference
design.
Table 4-4: ML461 FPGA Power Estimate Summary
Total Estimated Design Power (mW)

Power Measurements on the ML461

This section describes the setup for measuring power on the Virtex-4 ML461 Development
Board and lists the power measurements for different designs running on the board.
The ML461 board contains four FPGAs that all must be configured for any one design to
run on the board. A blank design was created to program the other unused FPGAs on the
board to be able to measure the power consumed by only one design at a time.
The ML461 board contains six power planes, each powered by a Texas Instrument
PTH05010-WAS power regulator. These power modules have an inhibit feature that can be
used to disable the corresponding power plane. Each power plane contains a header pin
where the power can either be measured or supplied from an external source. By disabling
a power regulator and using a bench supply as an input through this header pin, the
44
summarizes power consumption estimates by each of the four XC4VLX25-FF668
Parameter
Estimated Design V
CCINT
Estimated Design V
CCAUX
Estimated Design V
2.5V Power (mW)
CCO
Estimated Design V
2.6V Power (mW)
CCO
Estimated Design V
1.8V Power (mW)
CCO
Frequency (MHz)
Number of Slices
Number of Flip-Flops
Number of Shift Register LUTs
Number of Block RAM Blocks
Number of DCMs
Inputs
Outputs
Bidirectionals
www.xilinx.com
FPGA #1 FPGA #2 FPGA #3 FPGA #4
5513
1.2V Power (mW)
2287
2.5V Power (mW)
281
145
2800
200
5910
7352
143
17
10
75
160
Virtex-4 ML461 Development Board User Guide
7540
4488
3001
1617
293
299
57
64
0
0
0
4189
2508
267
300
5910
2200
7352
2000
143
750
17
14
1
1
1
10
90
75
185
192
36
UG079 (v1.1) September 5, 2007
R
4063
2637
420
19
0
987
300
3161
3600
800
21
3
112
142
36

Advertisement

Table of Contents
loading

Table of Contents