Xilinx Virtex-4 ML461 User Manual page 15

Memory interfaces
Table of Contents

Advertisement

R
Virtex-4
FPGA #1
(XC4VLX25-FF668)
448 I/Os
Virtex-4
FPGA #2
(XC4VLX25-FF668)
448 I/Os
Virtex-4
FPGA #3
(XC4VLX25-FF668)
448 I/Os
Virtex-4
FPGA #4
(XC4VLX25-FF668)
448 I/Os
Figure 3-2: ML461-XC4VLX25-FF668 Board Connectivity Diagram
Virtex-4 ML461 Development Board User Guide
UG079 (v1.1) September 5, 2007
ADDR/CNTL
72
72
ADDR/CNTL
4
8
16
ADDR/CNTL
72
72
ADDR/CNTL
4
8
16
ADDR/CNTL
36
36
36
36
ADDR/CNTL
36
ADDR/CNTL
18
18
External Interfaces
www.xilinx.com
Memory Interfaces
144-Bit
DDR1
DIMM
28-Bit
DDR1
COMP
144-Bit
DDR2
DIMM
28-Bit
DDR2
COMP
72-Bit
QDR II
36-Bit
FCRAM II
36-Bit
RLDRAM II
UG079_c3_02_072905
15

Advertisement

Table of Contents
loading

Table of Contents