Chapter 3: Hardware Description; Hardware Overview - Xilinx Virtex-4 ML461 User Manual

Memory interfaces
Table of Contents

Advertisement

R
Hardware Description
This chapter describes the major hardware blocks on the Virtex-4 ML461 Development
Board and provides useful design consideration. It contains the following sections:

Hardware Overview

The ML461 Development/Evaluation system reference design is implemented with four
XC4VLX25-FF668 devices from the Virtex-4 FPGA device family to demonstrate high-
speed external memory application interfaces. The memory technologies supported by the
Virtex-4 ML461 Development Board are DDR1 (DIMM and discrete components), DDR2
(DIMM and discrete components), QDR II, and RLDRAM II.
Figure 3-1
Development Board.
MII Links Between FPGA #4 and Three Other FPGAs
FPGA #1
SSTL2
Figure 3-1: Virtex-4 ML461 Memory Interfaces Development Board Block Diagram
Virtex-4 ML461 Development Board User Guide
UG079 (v1.1) September 5, 2007
"Hardware Overview"
"Memory Interfaces"
"External Interfaces"
"Board Design Considerations"
is a high-level block diagram of the Virtex-4 ML461 Memory Interfaces
FPGA #2
FPGA #3
SSTL18
HSTL/SSTL18
www.xilinx.com
Chapter 3
External Interface,
FPGA #4
ML410 Z-DOK+ Interface
HSTL
LCD Display
Power Supply
+ Clocks
System ACE
Controller
Parallel IV Port
UG079_c3_01_072905
13

Advertisement

Table of Contents
loading

Table of Contents