Xilinx Virtex-4 ML461 User Manual page 86

Memory interfaces
Table of Contents

Advertisement

Appendix B: LCD Interface
2.50
2.54
86
1
Vss
2
Vdd
3
MI
4
DB7
5
DB6
6
DB5
7
DB4
8
DB3
9
DB2
10 DB1
11 DB0
12 E
13 R/W
14 RS
15 RST
16 CS1B
17 LED+
18 LED-
Figure B-3: 64128EFCBC-XLP Block Diagram
J1
17
18
128 x 64 DOTS
1
2
30
Dimensions in mm
Figure B-4: 64128EFCBC-XLP Dimensions
www.xilinx.com
Jumper J3
Parallel, Serial Selection.
Default is parallel.
S128
C64
LED Backlight
74.00
69.00
56.00
J2
LED
1
Virtex-4 ML461 Development Board User Guide
LCD Panel
ug079_b_03_081005
8.00 Max
ug079_b_04_081005
UG079 (v1.1) September 5, 2007
R

Advertisement

Table of Contents
loading

Table of Contents