Table of Contents
Advertisement
The Direct Memory Access (DMA) Controller can be used to relieve the 8051 CPU core of handling data
movement operations, thus achieving high overall performance with good power efficiency. The DMA
controller can move data from a peripheral unit such as ADC or RF transceiver to memory with minimum
CPU intervention.
The DMA controller coordinates all DMA transfers, ensuring that DMA requests are prioritized
appropriately relative to each other and to CPU memory access. The DMA controller contains a number of
programmable DMA channels for memory-memory data movement.
The DMA controller controls data transfers over the entire address range in XDATA memory space.
Because most of the SFR registers are mapped into the DMA memory space, these flexible DMA
channels can be used to unburden the CPU in innovative ways, for example, to feed a USART with data
from memory or periodically to transfer samples between ADC and memory, and so forth. Use of the DMA
can also reduce system power consumption by keeping the CPU in a low-power mode without having to
wake up to move data to or from a peripheral unit (see
Section 2.2.3
describes the SFR registers that are not mapped into XDATA memory space.
The main features of the DMA controller are as follows:
•
Five independent DMA channels
•
Three configurable levels of DMA channel priority
•
32 configurable transfer trigger events
•
Independent control of source and destination address
•
Single, block and repeated transfer modes
•
Supports length field in transfer data, setting variable transfer length
•
Can operate in either word-size or byte-size mode
...........................................................................................................................
Topic
8.1
DMA Operation
8.2
DMA Configuration Parameters
8.3
DMA Configuration Setup
8.4
Stopping DMA Transfers
8.5
DMA Interrupts
8.6
DMA Configuration-Data Structure
8.7
DMA Memory Access
8.8
DMA Registers
92
DMA Controller
..................................................................................................
............................................................................
....................................................................................
.....................................................................................
...................................................................................................
.......................................................................
..........................................................................................
.................................................................................................
Copyright © 2009–2014, Texas Instruments Incorporated
SWRU191F – April 2009 – Revised April 2014
DMA Controller
Section 4.1.1
for CPU low-power mode). Note that
SWRU191F – April 2009 – Revised April 2014
Submit Documentation Feedback
Chapter 8
Page
93
95
97
98
98
98
98
101
Hide quick links:
Advertisement
Table of Contents
