Crc; Cc2500-Compatible Whitening - Texas Instruments CC253x User Manual

www.ti.com
s
8
BSP_MODE.W_PN9_EN

25.4.3 CRC

A block diagram showing the operation of the CRC module is given in
has two registers:
• A 32-bit data shift register d
• A 32-bit register p for holding the polynomial
The p register defines the shift register used for calculating CRC. There is a feedback tap in the locations
where the corresponding bit of p is set to 1. The module input is XORed by the output of the shift register,
and this becomes the feedback of the shift register.
The current value of the data shift register d is the CRC value. Prior to the start of CRC calculation, the d
and p registers should be initialized by writing d to registers BSP_D[0–3] and p to registers
BSP_P[0–3]. The BSP_P[0–3] registers only must be set once, whereas the BSP_D[0–3] registers
should be set again for each packet. In normal transmit and receive modes, this is handled by the LLE,
which writes the value of PRF_CRC_INIT[0–3] to BSP_D[0–3]. At the end of CRC calculation, the value
of the register is serially shifted out on the output. When performing CRC checking, all the BSP_D[0–3]
registers should be 0 for the CRC to be OK after the received CRC has been fed through the shift register.
If whitening is enabled, calculated CRC bytes are whitened before transmission, and received CRC bytes
are de-whitened before CRC checking.
SWRU191F – April 2009 – Revised April 2014
Submit Documentation Feedback
s s s
7 6 5
b b b
0 1 2
Output
Figure 25-4. CC2500-Compatible Whitening
Copyright © 2009–2014, Texas Instruments Incorporated
s s s
4 3 2
b b b
3 4 5
Figure
CC2541 Proprietary Mode Radio
Bit-Stream Processor
PN9 Whitening
s s
1 0
b b
6 7
B0467-01
25-5. The CRC sub-module
293