Default Pci Memory Map; Table 8-2 Suggested Ppc Memory Map; Table 8-3 Default Pci Address Map - Motorola CPCI-6115 Installation And Use Manual

Compactpci single board computer
Table of Contents

Advertisement

Default PCI Memory Map

This is a suggested map only. Motorola developed firmware and software adheres to the
following mapping, but end user applications are free to select an alternate mapping.

Table 8-2 Suggested PPC Memory Map

Processor Address
Start
0000 0000
8000 0000
B000 0000
F000 0000
F080 0000
F100 0000
F110 0000
F200 0000
FF800 0000
1. The internal registers only occupy the first 64 KB but minimum address decoding resolution
is 1 MB.
8.2.3
Default PCI Memory Map
The MV64360 presents the following default PCI memory map after RESET negation.

Table 8-3 Default PCI Address Map

PCI Address
Start
0000 0000
0080 0000
0100 0000
0180 0000
0200 0000
1000 0000
1200 0000
1400 0000
1401 0000
1C00 0000
1C80 0000
1D00 0000
CPCI-6115 CompactPCI Single Board Computer Installation and Use (6806800A68D)
End
Size
top_dram-1
dram_size
9FFF FFFF
512 MB
CFFF FFFF
512 MB
F07F FFFF
8 MB
F0FF FFFF
8 MB
F10F FFFF
1 MB
F11F FFFF
1 MB
F5FF FFFF
64 MB
FFFF FFFF
8 MB
End
Size
007F FFFF
8 MB
00FF FFFF
8 MB
017F FFFF
8 MB
01FF FFFF
8 MB
0FFF FFFF
224 MB
11FF FFFF
32 MB
13FF FFFF
32 MB
1400 FFFF
64 KB
1BFF FFFF
128 MB- 64 KB
1C7F FFFF
8 MB
1CFF FFFF
8 MB
1DFF FFFF
16 MB
Definition
System Memory (onboard DRAM)
PCI Bus 0 Memory Space
PCI Bus 1 Memory Space
PCI Bus 0 I/O Space
PCI Bus 1 I/O Space
MV64360 Internal Registers
Device CS1* I/O System
Regs/NVRAM/RTC/UART
Flash Bank A
Flash Bank B
Definition
DRAM Bank 0
DRAM Bank 1
DRAM Bank 2
DRAM Bank 3
Unassigned
PCI Bus 1 P2P I/O Space
PCI Bus 1 P2P Memory Space 0
Internal Registers
Unassigned
Device CS0*
Device CS1*
Device CS2*
Memory Maps
Notes
1
127

Advertisement

Table of Contents
loading

Table of Contents