I/O Memory Of Intelligent Dma - Epson S1C33210 Technical Manual

Cmos 32-bit single chip microcomputer
Table of Contents

Advertisement

V DMA BLOCK: IDMA (Intelligent DMA)
Trap vector
The trap vector address for an interrupt upon completion of IDMA transfer by default is set to 0x0C00068.
The trap table base address can be changed using the TTBR registers (0x48134 to 0x48137).

I/O Memory of Intelligent DMA

Table 3.3 shows the control bits of IDMA.
Register name
Address
Bit
IDMA interrupt
0040265
D7–3
priority register
(B)
D2
D1
D0
DMA interrupt
0040271
D7–5
enable register
(B)
D4
D3
D2
D1
D0
DMA interrupt
0040281
D7–5
factor flag
(B)
D4
register
D3
D2
D1
D0
IDMA base
0048200
DF
address low-
(HW)
DE
order register
DD
DC
DB
DA
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
IDMA base
0048202
DF–C
address
(HW)
DB
high-order
DA
register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
IDMA start
0048204
D7
register
(B)
D6–0
IDMA enable
0048205
D7–1
register
(B)
D0
B-V-3-14
Table 3.3 Control Bits of IDMA
Name
Function
reserved
PDM2
IDMA interrupt level
PDM1
PDM0
reserved
EIDMA
IDMA
EHDM3
High-speed DMA Ch.3
EHDM2
High-speed DMA Ch.2
EHDM1
High-speed DMA Ch.1
EHDM0
High-speed DMA Ch.0
reserved
FIDMA
IDMA
FHDM3
High-speed DMA Ch.3
FHDM2
High-speed DMA Ch.2
FHDM1
High-speed DMA Ch.1
FHDM0
High-speed DMA Ch.0
DBASEL15
IDMA base address
DBASEL14
low-order 16 bits
DBASEL13
(Initial value: 0x0C003A0)
DBASEL12
DBASEL11
DBASEL10
DBASEL9
DBASEL8
DBASEL7
DBASEL6
DBASEL5
DBASEL4
DBASEL3
DBASEL2
DBASEL1
DBASEL0
reserved
DBASEH11
IDMA base address
DBASEH10
high-order 12 bits
DBASEH9
(Initial value: 0x0C003A0)
DBASEH8
DBASEH7
DBASEH6
DBASEH5
DBASEH4
DBASEH3
DBASEH2
DBASEH1
DBASEH0
DSTART
IDMA start
DCHN
IDMA channel number
reserved
IDMAEN
IDMA enable
Setting
0 to 7
1 Enabled
0 Disabled
1 Factor is
0 No factor is
generated
generated
1 IDMA start
0 Stop
0 to 127
1 Enabled
0 Disabled
EPSON
Init. R/W
Remarks
0 when being read.
X
R/W
X
X
0 when being read.
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0 when being read.
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
0
R/W
0
0
0
0
0
1
1
1
0
1
0
0
0
0
0
Undefined in read.
0
R/W
0
0
0
1
1
0
0
0
0
0
0
0
R/W
0
R/W
0
R/W
S1C33210 FUNCTION PART

Advertisement

Table of Contents
loading

Table of Contents