Table of Contents
Advertisement
II CORE BLOCK: CLG (Clock Generator)
I/O Pins of Clock Generator
Table 6.1 lists the I/O pins of the clock generator.
Pin name
I/O
OSC3
I
High-speed (OSC3) oscillation input pin
Crystal/ceramic oscillation or external clock input
OSC4
O High-speed (OSC3) oscillation output pin
Crystal/ceramic oscillation (open when external clock is used)
PLLC
–
Capasitor connecting pin for PLL
PLLS[1:0]
I
PLL set-up pins
PLLS1
1
0
0
High-Speed (OSC3) Oscillation Circuit
The high-speed (OSC3) oscillation circuit generates the main clock for the CPU and internal peripheral circuits (e.g.,
DMA, serial interface, programmable timer, and A/D converter).
This circuit can be a crystal or a ceramic oscillation circuit. Optionally an external clock source can be used.
Figure 6.2 shows the structure of the high-speed (OSC3) oscillation circuit.
C
G2
OSC3
X'tal2
R
or
f
Ceramic
OSC4
C
D2
V
SS
(1) Crystal/ceramic oscillation circuit
When using a crystal or a ceramic oscillation for this circuit, connect a crystal (X'tal2) or ceramic (Ceramic)
resonator and feedback resistor (Rf) between the OSC3 and OSC4 pins, and two capacitors (C
OSC3 pin and V
and the OSC4 pin and V
SS
When an external clock is used, leave the OSC4 pin open and input a square-wave clock to the OSC3 pin.
The range of oscillation frequencies is 10 MHz to 33 MHz. This frequency range also applies when an external clock
is used.
Note: When using the PLL, the oscillation frequency range changes according to the PLL setting. See
Table 6.2.
For details on oscillation characteristics and the external clock input characteristics, refer to "Electrical
Characteristics".
B-II-6-2
Table 6.1 I/O Pins of Clock Generator
PLLS0
fin (f
)
OSC3
1
10–25MHz
1
10–12.5MHz
0
PLL is not used
f
OSC3
Oscillation circuit
control signal
SLEEP status
Figure 6.2 High-Speed (OSC3) Oscillation Circuit
, respectively.
SS
EPSON
Function
fout (f
)
PSCIN
20–50MHz
Device includes built-in ROM
40–50MHz
Device includes built-in ROM
L
When the PLL is not used,
the OSC3 clock is used directly.
OSC3
V
DD
V
SS
External
clock
N.C.
OSC4
(2) External clock input
f
OSC3
Oscillation circuit
control signal
SLEEP status
, C
) between the
G2
D2
S1C33210 FUNCTION PART
Advertisement
Table of Contents
