Uses Of 8-Bit Programmable Timers - Epson S1C33210 Technical Manual

III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS

Uses of 8-Bit Programmable Timers

The down-counter of the 8-bit programmable timer cyclically outputs an underflow signal according to the preset
data that is set in the software. This underflow signal is used to generate an interrupt request to the CPU or to control
the internal peripheral circuits. In addition, this signal can be output to external devices.
Furthermore, each 8-bit programmable timer generates a clock from the underflow signal by dividing it by 2, and the
resulting clock is output to a specific internal peripheral circuit.
CPU interrupt request/IDMA invocation request
Each timer's underflow condition can be used as an interrupt factor to output an interrupt request to the CPU.
Therefore, an interrupt can be generated at an interval that is set in the software.
This interrupt factor also can be used to invoke IDMA or HSDMA.
Clock output to external devices
The underflow signal can be output from the chip to the outside. This output can be used to control external
devices. The output pins of each timer are described in the preceding section.
Control of and clock supply to internal peripheral circuits
The following describes the functions controlled by the underflow signal from the 8-bit programmable timer
and the internal peripheral circuits that use the timer's output clock.
8-bit programmable timer 0
• DRAM refresh
When the BCU has a DRAM directly connected to its external bus, the underflow signal from timer 0 can
be used as a DRAM refresh request signal. This enables the intervals of the refresh cycle to be
programmed.
To use this function, write "1" to the BCU's control bit RPC (D9) / Bus control register (0x4812E) to
enable the DRAM refresh.
• A/D conversion start trigger
The A/D converter enables a trigger for starting the A/D conversion to be selected from among four
available types. One of these is the underflow signal of the 8-bit programmable timer 0. This makes it
possible to perform the A/D conversion at programmable intervals.
To use this function, write "10" to the A/D converter control bit TS[1:0] (D[4:3]) / A/D trigger register
(0x40242) to select the 8-bit programmable timer 0 as the trigger.
8-bit programmable timer 1
• Oscillation stabilization wait time of the high-speed (OSC3) oscillation circuit
When SLEEP mode is cleared by an external interrupt, the high-speed (OSC3) oscillation circuit starts
oscillating. To prevent the CPU from being operated erratically by an unstable clock before the oscillation
stabilizes, the C33 Core Block enables setting of the waiting time before the CPU starts operating after
SLEEP is cleared. Use the 8-bit programmable timer 1 to generate this waiting time. If the 8-bit
programmable timer 1 is set so that the timer is actuated when the high-speed (OSC3) oscillation circuit
starts oscillating the timer and, after the oscillation stabilization time elapses, an underflow signal is
generated, then the CPU can be started up by that underflow signal.
To use this function, write "0" to the oscillation circuit control bit 8T1ON (D2) / Clock option register
(0x40190) to enable the oscillation stabilization waiting function.
B-III-3-2
EPSON
S1C33210 FUNCTION PART