Dram Controller (Edo Dram); Features - NEC V850E/MA1 User Manual

32-bit single-chip microcontroller
Hide thumbs Also See for V850E/MA1:
Table of Contents

Advertisement

5.3 DRAM Controller (EDO DRAM)

5.3.1 Features

• Generates the RAS, LCAS, and UCAS signals
• Can be connected directly to EDO DRAM.
• Supports the RAS hold mode.
• 4 types of DRAM can be assigned to 4 memory block spaces.
• Supports 2CAS type DRAM.
• Row and column address multiplex widths can be changed.
• Waits (0 to 3 waits) can be inserted at the following timings:
• Row address precharge wait
• Row address hold wait
• Data access wait
• Column address precharge wait
• Supports CBR refresh and CBR self-refresh.
CHAPTER 5
MEMORY ACCESS CONTROL FUNCTION
User's Manual U14359EJ4V0UM
159

Advertisement

Table of Contents
loading

Table of Contents