NEC V850E/MA1 User Manual page 43

32-bit single-chip microcontroller
Hide thumbs Also See for V850E/MA1:
Table of Contents

Advertisement

Pin Name
I/O
SI0
Input
SI1
SI2
SCK0
I/O
SCK1
SCK2
TXD0
Output
TXD1
TXD2
RXD0
Input
RXD1
RXD2
PWM0
Output
PWM1
ANI0 to ANI7
Input
ADTRG
Input
DMARQ0
Input
DMARQ1
DMARQ2
DMARQ3
DMAAK0
Output
DMAAK1
DMAAK2
DMAAK3
TC0
Output
TC1
TC2
TC3
NMI
Input
MODE0
Input
MODE1
MODE2
V
Input
PP
WAIT
Input
HLDAK
Output
HLDRQ
Input
REFRQ
Output
SELFREF
Input
CHAPTER 2
PIN FUNCTIONS
CSI0 to CSI2 serial reception data input (3-wire)
CSI0 to CSI2 serial clock I/O (3-wire)
UART0 to UART2 serial transmission data output
UART0 to UART2 serial reception data input
PWM pulse signal output
Analog inputs to A/D converter
A/D converter external trigger input
DMA request signal input
DMA acknowledge signal output
DMA transfer end (terminal count) signal output
Non-maskable interrupt request signal input
V850E/MA1 operating mode specification
Flash memory programming power-supply application pin
( µ PD70F3107A only)
Control signal input that inserts a wait in the bus cycle
Bus hold acknowledge output
Bus hold request input
Refresh request signal output for DRAM
Self-refresh request input for DRAM
User's Manual U14359EJ4V0UM
Function
(2/4)
Alternate Function
P41/RXD0
P44/RXD1
P31/INTP131
P42
P45
P32/INTP132
P40/SO0
P43/SO1
P33/INTP133
P41/SI0
P44/SI1
P34/INTP120
P00
P10
P70 to P77
P37/INTP123
P04/INTP100
P05/INTP101
P06/INTP102
P07/INTP103
PBD0
PBD1
PBD2
PBD3
P24/INTP110
P25/INTP111
P26/INTP112
P27/INTP113
P20
V
PP
MODE2
PCM0
PCM2
PCM3
PCM4
PCM5
43

Advertisement

Table of Contents
loading

Table of Contents