Jtag Device Configuration - Intel Agilex Configuration User Manual

3. Intel Agilex Configuration Schemes
UG-20205 | 2019.10.09
Figure 49. Components and Design Flow for JTAG Programming

3.4.2. JTAG Device Configuration

To configure a single device in a JTAG chain, the programming software sets the other devices to bypass mode. A device in
bypass mode transfers the programming data from the
configuration data is available on the
You can configure the Intel Agilex device through JTAG using a download cable or a microprocessor.
Send Feedback
Quartus Software flow on PC
Quartus Prime
SOF
Compilation
Quartus Prime:
File Start Compile
Intel FPGA Download Cable II
pin to the
TDI
pin one clock cycle later.
TDO
Quartus Prime
Programmer
Quartus Prime:
Tools Programming
10 pin
PCB
10 pin
JTAG header
Intel FPGA
SDM
pin through a single bypass register. The
TDO
Intel ® Agilex ™ Configuration User Guide
115