Intel Agilex Configuration User Manual page 116

Hide thumbs Also See for Agilex:
Table of Contents

Advertisement

3.4.2.1. JTAG Single-Device Configuration using Download Cable Connections
Figure 50.
Connection Setup for JTAG Single-Device Configuration using Download Cable
Related Information
Intel FPGA Download Cable II User Guide
Intel
®
Agilex
Configuration User Guide
116
V
CCIO_SDM
10k Ω
10kΩ
Optional
Monitoring
To JTAG
Header or
JTAG Chain
V
CCIO_SDM
R
R
UP
UP
Pin 1
TCK
GND
TDO
VCCIO_SDM
TMS
OPEN
OPEN
OPEN
TDI
GND
Download cable 10 pin male header (JTAG mode)
Configuration
Control Signals
Intel FPGA
nCONFIG
nSTATUS
CONF_DONE
INIT_DONE
OSC_CLK_1
3
MSEL
MSEL[2:0]
TCK
JTAG
TDO
Configuration
TMS
Pins
TDI
R
DN
G
ND
3. Intel Agilex Configuration Schemes
UG-20205 | 2019.10.09
Send Feedback

Advertisement

Table of Contents
loading

Table of Contents