Intel Agilex Debugging Guide - Intel Agilex Configuration User Manual

Hide thumbs Also See for Agilex:
Table of Contents

Advertisement

UG-20205 | 2019.10.09
Send Feedback

6. Intel Agilex Debugging Guide

6.1. Configuration Debugging Checklist
Work through this checklist to identify issues that may result in operational failures.
Table 46.
General Configuration Debugging Checklist
1
Verify that the V
2
Verify that all configuration resistors are correctly connected (
3
Verify that you are following the correct power-up and power-down sequences.
4
Verify that the SDM I/Os assignments are correct by checking the Intel Quartus Prime Compilation QSF and Fitter reports.
5
For SmartVID devices (-V or -E), ensure that all
6
Verify that SmartVID settings follow the recommendations in the Intel Agilex Power Management User Guide
7
Verify that the Intel Agilex -V or -E device has its own voltage regulator module for V
8
After configuration are the
these levels.
9
Is the SDM operating Boot ROM code or configuration firmware?
Use the SDM Debug Toolkit to answer this question.
10
Are the
MSEL
Use the SDM Debug Toolkit to answer this question.
11
For designs that use transceivers, HBM2, PCIe, or EMIF, are the reference clocks stable and free running before configuration
begins?
12
Does your design include the Reset Release IP?
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks
of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current
specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel
assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in
writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing
orders for products or services.
*Other names and brands may be claimed as the property of others.
,V
,V
V
,V
, V
cc
ccp
ccio_sdm
ccpt
cceram
ccadc
PMBus
,
nCONFIG
nSTATUS CONF_DONE
pins correctly connected on board?
Checklist Item
supplies are in the proper range by using SDM Debug Toolkit.
,
,
,
MSEL
nCONFIG
nSTATUS
CONF_DONE
pins are connected to Intel Agilex device.
, V
CC
CCP
, and
pins high? Use the SDM Debug Toolkit to determine
INIT_DONE
,
).
INIT_DONE
, V
, and V
CCL_HPS
CCPLLDIG_HPS
Complete?
continued...
ISO
9001:2015
Registered

Advertisement

Table of Contents
loading

Table of Contents