Intel Agilex Configuration User Manual page 65

Hide thumbs Also See for Agilex:
Table of Contents

Advertisement

3. Intel Agilex Configuration Schemes
UG-20205 | 2019.10.09
You set the option bits in the PFL II IP Intel FPGA IP using the parameter editor. By default the PFL II IP displays Flash
Programming for the What operating mode will be used? parameter. In this default state, the FPGA Configuration tab
is not visible. Select either FPGA Configuration or Flash Programming and FPGA Configuration for the What operating
mode will be used parameter on the General tab. The following figure shows the FPGA Configuration option.
Figure 26.
General Tab of the PFL II IP
Specify the options bits hex address for the What is the base address of the option bits, in hex? parameter on the FPGA
Configuration tab.
Send Feedback
Select FPGA Configuration or
Flash Programming and FPGA Configuration
Intel
®
Agilex
Configuration User Guide
65

Advertisement

Table of Contents
loading

Table of Contents