Status Register - Renesas M16C FAMILY Hardware Manual
16-bit single-chip microcomputer
Hide thumbs
Also See for M16C FAMILY:
- Hardware manual (423 pages) ,
- User manual (380 pages) ,
- User manual (501 pages)
Table of Contents
Advertisement
Under development
Preliminary specification
Specifications in this manual are tentative and subject to change.
R8C/11 Group
17.4.4 Status Register
The status register indicates the operating status of the flash memory and whether an erase or pro-
gramming operation terminated normally or in error. The status of the status register can be known by
reading the FMR00, FMR06, and FMR07 bits in the FMR0 register.
Table 17.5 lists the status register.
In EW0 mode, the status register can be read in the following cases:
(1) When a given address in the user ROM area is read after writing the Read Status Register com-
mand
(2) When a given address in the user ROM area is read after executing the Program or Block Erase
command but before executing the Read Array command.
• Sequencer Status (SR7 and FMR00 Bits )
The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto
programming and auto erase, and is set to "1" (ready) at the same time the operation finishes. SR7
= 0 (busy) during erase suspend mode.
• Erase Status (SR5 and FMR07 Bits)
Refer to Section 17.4.6, "Full Status Check."
• Program Status (SR4 and FMR06 Bits)
Refer to Section 17.4.6, "Full Status Check."
Table 17.5 Status Register
Status
FMR0
register
register
bit
SR7 (D
)
FMR00
7
SR6 (D
)
6
SR5 (D
)
FMR07
5
FMR06
SR4 (D
)
4
SR3 (D
)
3
SR2 (D
)
2
SR1 (D
)
1
SR0 (D
)
0
• D
to D
: Indicates the data bus which is read out when the Read Status Register command is executed.
7
0
• The FMR07 bit (SR5) and FMR06 bit (SR4) are set to "0" by executing the Clear Status Register com-
mand.
• When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program and Block Erase commands are not
accepted.
Rev.0.91
2003 Sep 08
Status name
bit
Sequencer status
Reserved
Erase status
Program status
Reserved
Reserved
Reserved
Reserved
page 162 of 184
Contents
"0"
Busy
-
Terminated normally
Terminated normally
-
-
-
-
17.4 CPU Rewrite Mode
"1"
Ready
-
Terminated in error
Terminated in error
-
-
-
-
Value
after
reset
1
0
0
Advertisement
Table of Contents
