Renesas M16C FAMILY Hardware Manual page 51
16-bit single-chip microcomputer
Hide thumbs
Also See for M16C FAMILY:
- Hardware manual (423 pages) ,
- User manual (380 pages) ,
- User manual (501 pages)
Table of Contents
Advertisement
Under development
Preliminary specification
Specifications in this manual are tentative and subject to change.
R8C/11 Group
Normal operation mode (Main clock is oscillating, ring oscillator
High-speed mode
CPU clock: f(X
CM06=0
CM17 to CM16=00
Medium-speed mode
(divided-by-4 mode)
CPU clock: f(X
CM06=0
CM17 to CM16=10
Normal operation mode (main clock is
oscillating, ring oscillator is stopped)
High-speed mode
CPU clock: f(X
CM06=0
CM17 to CM16=00
Medium-speed mode
(divided-by-4 mode)
CPU clock: f(X
CM06=0
CM17 to CM16=10
Notes:
1. Switch clock after oscillation of main clock is sufficiently stable.
2. Change the CM17 to CM16 bits before changing CM06 bit.
3. Ring oscillator is selected by the HR01 bit in the HR0 register.
Figure 6.7 State Transition in Normal Operation Mode
Rev.0.91
2003 Sep 08
3
is oscillating)
Medium-speed mode
(divided-by-8 mode)
CPU clock: f(X
)/8
IN
CM06=1
1, 2
CM06=0
CM06=1
Medium-speed mode
(divided-by-2 mode)
)
CPU clock: f(X
)/2
IN
IN
CM06=0
2
CM17 to CM16=01
2
Medium-speed mode
(divided-by-16 mode)
)/4
IN
CPU clock: f(X
)/16
IN
CM06=0
CM17 to CM16=11
2
2
CM14=1
CM14=0
Medium-speed mode
(divided-by-8 mode)
CPU clock: f(X
)/8
IN
CM06=1
Medium-speed mode
(divided-by-2 mode)
)
CPU clock: f(X
)/2
IN
IN
CM06=0
CM17 to CM16=01
2
2
Medium-speed mode
(divided-by-16 mode)
)/4
IN
CPU clock: f(X
)/16
IN
CM06=0
CM17 to CM16=11
2
2
page 41 of 184
Ring oscillator mode (main clock is oscillating, ring oscillator
OCD2=1
1
OCD2=0
1-division mode
CPU clock: f(
RING
CM06=0
CM17 to CM16=00
4-division mode
CPU clock: f(
RING
CM06=0
CM17 to CM16=10
Ring oscillator mode (main clock is
stopped, ring oscillator is oscillating)
1-division mode
CPU clock: f(
RING
CM06=0
CM17 to CM16=00
4-division mode
CPU clock: f(
RING
CM06=0
CM17 to CM16=10
CM05, CM06: Bits in CM0 register
CM14, CM16, CM17: Bits in CM1 register
OCD2: Bit in OCD register
6.4 Power Control
3
is oscillating)
8-division mode
CPU clock: f(
)/8
RING
CM06=1
1, 2
CM06=0
CM06=1
2
2
2-division mode
)
CPU clock: f(
)/2
RING
CM06=0
2
CM17 to CM16=01
2
2
2
16-division mode
)/4
CPU clock: f(
)/16
RING
CM06=0
2
CM17 to CM16=11
2
CM05=1
CM05=0
3
8-division mode
CPU clock: f(
)/8
RING
CM06=1
2
2
2-division mode
)
CPU clock: f(
)/2
RING
CM06=0
2
CM17 to CM16=01
2
2
2
16-division mode
)/4
CPU clock: f(
)/16
RING
CM06=0
2
CM17 to CM16=11
2
Advertisement
Table of Contents
